![VHDL for FPGA Design/State-Machine Design Example Asynchronous Counter - Wikibooks, open books for an open world VHDL for FPGA Design/State-Machine Design Example Asynchronous Counter - Wikibooks, open books for an open world](https://upload.wikimedia.org/wikipedia/commons/thumb/5/5c/Asynchronous_Counter.pdf/page1-1275px-Asynchronous_Counter.pdf.jpg)
VHDL for FPGA Design/State-Machine Design Example Asynchronous Counter - Wikibooks, open books for an open world
![I need to make a vhdl counter with a 74x169, but after 2 days i am truly stuck. I need to make it from a template (image 1, a 74x163), and image I need to make a vhdl counter with a 74x169, but after 2 days i am truly stuck. I need to make it from a template (image 1, a 74x163), and image](https://preview.redd.it/ctkukjm4xy481.png?width=640&crop=smart&auto=webp&s=d23cb0ab31e4cc204fd04f683ac8c2bfe756727b)
I need to make a vhdl counter with a 74x169, but after 2 days i am truly stuck. I need to make it from a template (image 1, a 74x163), and image
![VHDL for FPGA Design/4-Bit Binary Counter with Parallel Load - Wikibooks, open books for an open world VHDL for FPGA Design/4-Bit Binary Counter with Parallel Load - Wikibooks, open books for an open world](https://upload.wikimedia.org/wikipedia/commons/d/d4/Counter_Final.png)